may cause intermittent or early-life failure. 
Introduction
A tunneling open is a very thin open that allows electrons and holes to tunnel through. Circuits with tunneling opens were first reported by [Henderson 911 . In that experiment, a large current was forced to flow through a metal wire and produced a narrow (about loo& opening at the input of an inverter. The logarithm of the tunneling current was found to be proportional to the voltage across the opening. The circuits only operated at very slow speeds (1 lOKHz maximum) because the tunneling current was small.
Here we present a careful analysis of the tunnelingopen failure mode.
Theoretical calculations and burn-in [Righter 981. experimental results show that a circuit with a tunneling open can pass at-speed tests at nominal voltage but slow down significantly at very low voltage. A burn-in experiment shows that the circuits with tunneling opens may not be detected by temperature burn-in. However, the existence of tunneling opens might indicate process problems. At the end of the paper, a cost effective screening strategy is proposed.
Very-low-voltage ( VLV ) testing is defined as (around 2 to 2.5 times V,) [Hao 93 ] [Chang 96bl . VLV testing has been shown theoretically to be able to detect weak chips that contain flaws which do not functional failure at nominal operating condition but [Campbell 911 where the defects are modeled as high resistance interconnects (resistive opens). However, resistive opens cannot explain the observed IDDQ(t) drift over time phenomenon. Such a narrow opening could be present at a via or a contact due to the incomplete oxide etching. The tunneling current through such a narrow opening is large enough to make the circuit operate at speed at nominal voltage. However, due to the exponential dependence of the tunneling current on the electric field across the opening, the circuit fails at very low voltage. Table 2 shows the test results from nine VLV-only failure CUTs. They are classified into three categories according to their faulty behavior. The first two CUTs fail VLV testing (see section 4.1). These two CUTs have high and constant IDDQ (section 4.2), and they failed after 6 hours of temperature bum-in (section 4.3). Their faulty behavior cannot be explained by tunneling opens. However, for the other seven CUTs, they operate at very slow speed at very low voltage. Their IDDQ(t) values either stay at a constant low value or drift down over time. Their behavior can be explained well by tunneling opens. All these seven CUT were unchanged after 366 hours of burn-in. 
I1
The organization of this paper is as follows. Section 2 introduces the basic physics of the tunneling effect. Section 3 first qualitatively explains the VLV-only failure by a tunneling open and then performs calculations to prove it. Section 4 provides a prediction of the behavior of the faulty circuits and then verifies with experimental results. Section 5 discusses some questions associated with tunneling opens. Finally, section 6 summarizes the paper.
Physics of the Tunneling Effect
When an insulator is thin enough, it is possible for electrons and holes to tunnel through it. The most commonly seen tunneling effects in CMOS technology can be classified into three categories according to their physical mechanisms. They are described in the following sections.
Trap-Assisted Tunneling
This tunneling effect is assisted by the traps which are generated by the impurities in the oxide. This effect happens even at a fairly low electric field. The magnitude of this tunneling current depends on the quality of the oxide. (1)
In the case of a metayoxiddsilicon structure, a = 9.92~10' AV2 and p = 2 . 6 3 5~1 0~ Vcm" [Weinberg 821 .
Direct Tunneling
Direct tunneling can occur in a very thin oxide at very low electric field. The direct tunneling current can 
(2) where @b is the barrier height. Equation (2) is applicable when the voltage drop across the oxide (Vox) is less than the barrier height. (1) and (2), assuming an AVoxiddn+-polysilicon structure. In reality, the actual numbers may vary with the material and the quality of oxide. However, the shape of the curves should be similar. This figure shows that different tunneling effects dominate different Vox regions. Take the 20A curve for example, if Vox is higfier than 3V, F'N-tunneling dominates and the logarithm of the tunneling current increases with Vox. For Vox between 3V and lV, direct tunneling current dominates over FN tunneling current.
Calculations
For Vox lower than IV, trap-assisted tunneling current becomes the most significant. When V, stays at an intermediate voltage level, the PMOS and NMOS of the inverter are both turned on and high IDDQ current is observed. As V, continues to rise to VDD, the electric field across the defect decreases and causes the tunneling current to diminish. Trapassisted tunneling which happens at low electric field slowly charges the gate capacitor. The voltage on poly will gradually rise to VDD and the IDDQ will gradually drift down to zero. This slow charging process explains why a circuit with a tunneling open has very long IDoQ(t) drift over time phenomenon. Note that if the tunneling open is very thin, V, may rise so fast that high IDDQ is not measurable. Therefore the observation of this phenomenon depends on the defect thickness.
Although it is not shown in the figure, the same arguments also apply to the opposite case in which V, ramps down. However, the fall time is different from the rise time due to the polarity of the tunneling effect [Shi 981.
Theoretical Analysis
Consider the circuit of Fig. 4 The total capacitance of the gate capacitance is C,,,. If there is no tunneling effect, the total charge on the poly is conserved. The voltage on the poly due to the coupling effect can be expressed as:
However, if the tunneling effect is taken into account, the total charge on the poly increases as the tunneling current flows through the open to charge the gate capacitors. In this case, the voltage on the poly can be expressed as:
Compared with equation (3), equation (4) has one more term which corresponds to the total charge that tunnels through the open. The following calculations will demonstrate that this term cannot be ignored if the tunneling effect is significant. current is small at low voltage. Although the circuit fails to operate at-speed, it eventually can operate correctly with the help of the small trap-assisted tunneling current given a very long wait time. 
Predictions and Experimental Results
This section first makes predictions for the faulty behavior of the circuits with tunneling opens. Table 3 compares the speed ratio of four nontunneling failure modes at nominal voltage and very low voltage [Chang 96al . The speed ratio is defined as the speed of a defective-free circuit divided by the speed of a defective circuit. These numbers are obtained from simulations by injecting representative defects. This table shows that the difference between good and defective circuits becomes significant at very low voltage. A circuit with any of these non-tunneling failure modes could pass at-speed Boolean tests at nominal voltage but slow down 3 to 42 times at very 
Boolean Tests

Predictions
Experimental Results
A speed measurement was performed to verify the predictions. The maximum speeds of the circuits were measured at different supply voltages. Table 4 lists the results of a good CUT and the nine VLV-only failure CUTs. The first row shows the speed of a good circuit. Its speed ranges from 37MHz to 4.17MHz as the supply voltage drops from 5V to 1.4V which is the lowest supply voltage (VDD,min) at which a good circuit can function. At nominal voltage ( 5V ), all CUTS have similar speeds. At very low voltage ( 1.7V ), CUTS #1 and #2 failed to function (the slowest speed tested was 0.06Hz). CUT #3 operated 58 times slower than a good circuit. The other six CUTS were 20K times slower than a good circuit. Table 4 ) 
IDDQ Tests
Predictions
Experimental Results
An IDm(t) testing experiment was performed to verify the previous predictions. In this experiment, twenty continuous IDDQ measurements were taken after applying each pattern. Each IDDQ measurement took about 7-21 milliseconds. Table 6 does not mean the chip is "healed". Suppose the defective oxide thickness in Fig. 3 is not uniform. Only a very small area (A) is thinner so that most current flows through this small area. In this case, electronmigration could be serious due to localized high current density. Then the device may have reliability problems. Based on the above discussion, whether tunneling opens cause reliability problems is not known yet.
Since high temperature is effective in speeding up the oxide degradation process [Schuegraf 941 , a 366 hours temperature burn-in experiment was performed. Characterization tests (including speed measurement and IDDQ testing) were performed before, during and after the burn-in process. The bum-in temperature was 130 degree C. The burn-in voltage was 5V, which is the highest available power supply voltage for the burnin equipment used. Exhaustive test patterns were applied during burn-in (i.e., dynamic burn-in). Table 7 
Failure Analysis
Although failure analysis has not yet been done on these nine VLV-only failure CUTS, data from other experiments also support the existence of a tunneling open. In Sematech's experiment [Nigh 981 , four out of seven "low voltage sensitive" dies which passed tests at nominal voltage but failed at low voltage were sent to failure analysis. Two of them were found to have gatesubstrate or drain-substrate shorts. Nothing was found on the other two dies. This implies that some of the VLV-only defects are difficult to observe in failure analysis. A tunneling defect can be the culprit.
Discussion
Indication of Process Problems
Since the circuits with tunneling opens can operate at-speed at nominal voltage and they do not fail after burn-in, why do we want to test for tunneling opens? The answer is that the tunneling open can be an indication of process problems.
Screening Strategy
What is the best strategy to screen out the chips with tunneling opens? Traditionally, people use IDDQ testing (single measurement per pattern, single padfail limit) to screen out weak chips. However, it has been shown in the previous sections that some tunneling opens may not fail traditional IDDQ tests. The most effective test voltage to detect tunneling opens is the lowest possible supply voltage. As far as the test pattern is concerned, single-detect single stuckat test patterns may not be effective because the tunneling effect has polarity dependence. Both the rise and fall transitions of a node have to be tested. Test patterns that have higher transition fault coverage such as transition fault test patterns or multiple-detect single stuck-at test patterns are more effective in detecting tunneling opens.
To verify the previous discussion, an experiment was performed [Chang 98al . To change the number of transitions in a test pattern, the test pattern was modified into five different versions: 
Defect Coverage
What is the defect coverage of VLV testing for tunneling defects? Will it still be valid in more advanced technology than 0.7p? As is shown in the calculation example in section 3.2.1, the defect thickness (d) which is detectable by VLV testing is a function of gate capacitance (Cgate) and defect area (A). Therefore the detectable defect thickness of the VLV testing varies with locations in the same circuit. Table  8 lists the calculated minimum detectable defect thickness ( d~" ) that VLV testing can detect. Some typical numbers were estimated. The calculation is done in the same way as described in section 3.2.1.
Note that in this calculation, it is assumed that no charge leaks through the gate oxide at the moment of gate switching. This is a valid assumption because the charges that tunnel through the tunneling open (dominated by direct or FN tunneling) is orders of magnitude more than the charges that leak through the gate oxide (dominated by trap-assisted tunneling). Table 8 shows that VLV testing is capable of detecting tunneling opens with defect thickness d-as thin as 7A. A question that might arise in connection with Table 8 is that since the nominal supply voltage is already lower in the advanced technology, why is VLV testing still effective? The answer is that the defect area (A) and gate capacitance (Cgate) are also scaled down. Therefore the calculation shows that VLV testing is still needed to screen out tunneling opens in advanced technologies. The results of various experiments verified the theory. Table 2 summarizes the experimental results. These nine CUTs can be divided into three categories according to their faulty behavior. The first category failed at very low voltage. This category does not match the expected behavior of a tunneling open. This category could be caused by some non-tunneling failure mode, such as gate oxide shorts. The second category has very long delay at VLV but does not have high IDDQ. The third category has very long delay at VLV and IDDQ(t) drift over time. The last two categories (seven CUTs) can be explained as tunneling-opens.
Although the tunneling open circuits have survived the 366 hours temperature burn-in, the existence of tunneling opens might indicate process problems. VLV testing followed by IDDQ(t) testing is proposed as a cost effective screening strategy.
